Ultrathin GeSn p-channel MOSFETs grown directly on Si(111) substrate using solid phase epitaxy by Maeda, Tatsuro et al.
This content has been downloaded from IOPscience. Please scroll down to see the full text.
Download details:
IP Address: 134.58.253.57
This content was downloaded on 30/03/2015 at 11:49
Please note that terms and conditions apply.
Ultrathin GeSn p-channel MOSFETs grown directly on Si(111) substrate using solid phase
epitaxy
View the table of contents for this issue, or go to the journal homepage for more
2015 Jpn. J. Appl. Phys. 54 04DA07
(http://iopscience.iop.org/1347-4065/54/4S/04DA07)
Home Search Collections Journals About Contact us My IOPscience
Ultrathin GeSn p-channel MOSFETs grown directly on Si(111) substrate
using solid phase epitaxy
Tatsuro Maeda1, Wipakorn Jevasuwan1, Hiroyuki Hattori1, Noriyuki Uchida1, Shu Miura2, Masatoshi Tanaka2,
Nuno D. M. Santos3, André Vantomme3, Jean-Pierre Locquet3, and Ruben R. Lieten3,4,5
1National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Ibaraki 305-8562, Japan
2Yokohama National University, Yokohama 240-8501, Japan
3Department of Physics and Astronomy, KU Leuven, 3001 Leuven, Belgium
4IMEC, 3001 Leuven, Belgium
5Entegris, 3001 Leuven, Belgium
Received September 16, 2014; revised October 28, 2014; accepted December 12, 2014; published online March 11, 2015
Ultrathin GeSn layers with a thickness of 5.5 nm are fabricated on a Si(111) substrate by solid phase epitaxy (SPE) of amorphous GeSn layers with
Sn concentrations up to 6.7%. We demonstrate well-behaved depletion-mode operation of GeSn p-channel metal–oxide–semiconductor field-
effect transistors (pMOSFETs) with an on/off ratio of more than 1000 owing to the ultrathin GeSn channel layer (5.5 nm). It is found that the on
current increases significantly with increasing Sn concentration at the same gate overdrive, attributed to an increasing substitutional Sn
incorporation in Ge. The GeSn (6.7%) layer sample shows approximately 90% enhancement in hole mobility in comparison with a pure Ge channel
on Si. © 2015 The Japan Society of Applied Physics
1. Introduction
To increase channel mobility beyond the physical limits
of Si metal–oxide–semiconductor field-effect transistor
(MOSFET) scaling, GeSn compounds have been predicted
to exhibit carrier mobilities exceeding that of both Ge and Si,
which makes GeSn suitable as an alternative channel material
in high-speed Si CMOS technology.1,2) An increase in carrier
mobility for GeSn with respect to Ge has been recently
demonstrated in GeSn MOSFET devices.3) In addition, the
tunable direct band gap in GeSn makes it an attractive
material candidate for Si compatible optoelectronic applica-
tions.4–7) Previous GeSn channel transistors were predom-
inately fabricated on Ge substrates.3,8) From the viewpoint
of Si CMOS compatibility, GeSn-on-Si heterostructures
are a practical approach to introduce alternative channel
MOSFETs. For the heterogeneous integration of GeSn
channels into Si CMOS, an appropriate fabrication technol-
ogy of single-crystalline GeSn layers on Si wafers is
strongly desired. GeSn channel transistors, integrated on a
Si substrate, suffer from a high defect density in the GeSn
epitaxial layers and poor surface roughness due to large
lattice mismatch (>4%). Additionally, the epitaxial growth of
GeSn on Si substrates has serious issues such as the limited
solubility of Sn in Ge (0.5%), compositional fluctuations,
and Sn segregation in GeSn compound layers.9–17) For the
fabrication of GeSn layers on Si(001) substrates, a Ge buffer
layer is used because of the lower lattice mismatch with Ge
compared to Si.7,14,18–20) Solid phase epitaxy (SPE) of GeSn
on strain-relieved Ge films on Si(001) has been attempted
previously, however, with limited structural quality.21) Re-
cently, we have demonstrated single-crystalline GeSn layers
on Si(111) substrates without a Ge buffer layer by SPE of
amorphous GeSn layers with excellent structural quality.22,23)
The key technology is the limitation of the adatom surface
mobility during the deposition with the introduction of inert
gas species, leading to a homogeneous and amorphous GeSn
layer with a high Sn content on Si, and a clean interface
between the amorphous GeSn layer and crystalline Si
substrate. Subsequent thermal annealing induces excellent
SPE of single-crystalline GeSn. Using the SPE technique,
GeSn p-channel MOSFETs have been demonstrated, sug-
gesting the high potential of GeSn channels on a Si
substrate.24) In this study, we fabricate ultrathin and smooth
GeSn channel layers directly on Si with a thickness of around
5.5 nm, protected by an ultrathin Ge cap, and investigate the
device performance of depletion-mode GeSn pMOSFETs on
Si substrates. We report a significant increase in hole mobility
for increasing Sn concentration in these ultrathin GeSn
pMOSFET devices.
2. Experimental methods
We investigate a depletion-mode pMOSFET using a high
mobility ultrathin GeSn(111) channel on Si. Compared with
conventional FETs, depletion-mode FETs have the advan-
tages that no source=drain junction formation is needed and
carrier transport is less sensitive to the channel interface. As
bulk transport is dominant in depletion-mode devices, the
excellent GeSn bulk mobility can be fully utilized. Ultrathin
p-type GeSn layers directly on Si have an appropriate band
structure for depletion-mode pMOSFET devices. The valence
band offset ΔEv between GeSn and Si is estimated to be more
than 0.45 eV, and this large ΔEv forms an energy barrier for
holes, which helps to localize the holes in the GeSn channel
(Fig. 1). Thus, by applying a negative gate voltage, majority
hole carriers are populated both at the MOS interface and
within the GeSn layer to form a hole accumulation layer. As
a result, the drain current increases with increasing negative
gate bias. When a positive gate voltage is applied, holes are
electrostatically depleted, resulting in a reduction in the
drain current. To fully deplete the channel of carriers, better
electrostatic channel control could be accomplished by
reducing the channel thickness below the maximum deple-
tion layer width. In our previous study, the p-type doping
concentration of Ga with around 4.2 × 1018 cm−3 in the GeSn
layer was observed by Hall effect measurement. Therefore,
the maximum depletion layer width is estimated to be
approximately 16 nm. The thickness of GeSn should be less
than around 10 nm to obtain a well-defined off state.
For the Si substrate, we employ a highly resistive substrate
to mitigate the source to drain leakage. Amorphous GeSn
layers with different Sn concentrations are deposited on these
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highly resistivity Si substrates (>1000Ω·cm) with (111)
orientation. It is noted that (111) GeSn crystal orientation
gives higher hole mobility than (100) orientation.25) Ultra-
pure Ge and Sn are evaporated from separate effusion cells
in an ultrahigh vacuum (UHV) chamber (base pressure of
2 × 10−10 Torr). The Sn concentration is changed by control-
ling the beam equivalent pressures of Sn and Ge during the
co-deposition. After 5.0 nm deposition of amorphous GeSn,
2.5 nm Ge cap layers are formed to realize an equal gate
interface for samples with different Sn concentrations.
Subsequent annealing at 600 °C for 1min in N2 ambient
transforms the amorphous GeSn into a single-crystalline layer
according to the SPE manner. Details of the SPE process are
reported in Ref. 16.
Subsequently, GeSn pMOSFETs are fabricated using the
low thermal budget gate first process flow. The process
procedure and the device structure are summarized in Fig. 2.
After the surface cleaning process using a diluted HCl
solution, an Al2O3 gate insulator with a thickness of 10 nm
was deposited by atomic layer deposition (ALD) and post-
deposition annealing (PDA) was carried out at 400 °C for
2min in vacuum. Then, a 30-nm-thick TaN metal gate was
formed by sputtering and dry etching. Subsequently, 10-nm-
thick Ni was deposited on the GeSn layer and a self-aligned
NiGeSn metal source=drain (S=D) for GeSn was formed by
annealing at 350 °C for 1min. The unreacted Ni was removed
by selective wet etching using a HCl solution. Finally, a
metalization process was performed, followed by forming gas
anneal (FGA) at 350 °C.
3. Results and discussion
The Sn content and structural quality after SPE are
determined by Rutherford backscattering spectroscopy
(RBS). We confirm that the prepared samples have a Sn
concentration of 6.7 and 4.2%, and no indication of Sn
segregation in the GeSn layer. Figure 3 shows the high-
resolution transmission electron microscopy (HR-TEM)
cross-sectional images of the gate stack with Al2O3 gate
insulator and TaN metal gate deposited on ultrathin Ge and
GeSn (6.7%) layers directly grown on Si(111) substrates.
After the fabrication process, uniform Ge and GeSn layers
with a thickness of around 5.5 nm are observed, with sharp
interfaces between both the Al2O3 gate dielectric and the Si
substrate. During the surface cleaning process, approximately
2 nm of the Ge cap layer is consumed. We could not observe
any Sn segregation in the whole area of the GeSn channel
because of the low-temperature fabrication process.
Figure 4 shows the capacitance–voltage (C–V) character-
istics of ultrathin GeSn pMOSFETs with different Sn
concentrations. As bias, the gate overdrive voltage (Vg − Vth)
is used. By applying a negative gate voltage, the capacitances
increase and become saturated, indicating hole accumulation
in ultrathin GeSn layers. Here, the holes are injected from the
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Fig. 2. Process flow and schematics of GeSn SPE and GeSn pMOSFETs.
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Fig. 3. HR-TEM cross-sectional images of the gate stack with Al2O3 gate
insulator and TaN metal gate deposited on ultrathin Ge and GeSn (6.7%)
layers directly grown on Si(111) substrates by the SPE technique.Si sub.
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Fig. 1. Energy band diagrams for the depletion-mode pMOSFET
operation using ultrathin GeSn channel directly on Si.
Fig. 4. (Color online) C–V characteristics of ultrathin GeSn pMOSFETs
with different Sn concentrations. Characterization frequency f is 100 kHz.
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NiGeSn source and drain. For the positive gate bias, the
capacitances reach nearly zero, which means that holes
are electrostatically depleted in these ultrathin GeSn layers.
This C–V behavior is the same as the inversion capacitance
behavior in normal enhancement-mode pMOSFETs, result-
ing in drain current modulation by a gate bias. The maximum
capacitance for the different GeSn samples is approximately
0.64 µF=µm2 and the extracted effective oxide thickness is
5.4 nm, which is in agreement with our 10-nm-thick Al2O3
gate insulator. The threshold characteristics in accumulation
for the capacitances are similar for the devices with different
compositions, meaning that the interface properties are nearly
equal thanks to the Ge cap layers and low thermal budget
process. Thus, we can evaluate the intrinsic GeSn layer
properties with no dependence of the interface structure.
Figure 5 shows the Id–Vg and Gm–Vg characteristics of
ultrathin GeSn pMOSFETs at Vd = −50mV for a gate length
Lg = 100 µm. Here, Vth is the threshold voltage and is
estimated from Gm–Vg characteristics. All devices show good
transfer characteristics, which is almost the same as the
conventional enhancement-mode pMOSFETs. An on=off
ratio of around 103 between Vg − Vth = 1V and Vg − Vth =
−2V is achieved for all devices. This is because of the
ultrathin GeSnx layer with a channel thickness of 5.5 nm,
which is obviously smaller than its maximum depletion layer
width. The on-current increases significantly with increasing
Sn concentration at the same gate overdrive. Compared
with the reference MOSFET devices with a pure Ge channel
(0% Sn) on Si, GeSn pMOSFETs with 4.2 and 6.7% Sn
concentrations show approximately +50 and +100% im-
provement in the transconductance peak, respectively,
attributed to the increasing substitutional Sn incorporation
in Ge. This improvement of Gm with larger Sn incorporation
is responsible for the hole mobility enhancement of the GeSn
compound. The off-current is constant as a function of gate
voltage in each device, but increases for increasing Sn
concentration. This increase in off-current for increasing Sn
concentration can be explained by band gap shrinkage. The
off-state leakage current is predominately source-to-drain
leakage, probably due to inevitably formed structural defects
in the Ge SPE layers, caused by the lattice mismatch with the
Si substrate. We also observe an increase in off-current for
reducing gate length. The formation of these leakage paths
needs to be surpressed to improve the electrical quality
further.
Figure 6 shows the Id–Vd characteristics of ultrathin GeSn
pMOSFETs on Si with a gate length of 100 µm. Id increases
linearly with Vd at first, and then gradually saturates, which
is quite similar to those of conventional inversion-type
MOSFETs. The Id–Vd characteristics also indicate the current
gain of nearly 100% for the 6.7% GeSn layer compared to the
pure Ge layer. These results indicate the successful operation
of depletion-mode GeSn pMOSFETs directly on Si, without
an insulating box layer.
To clarify the effect of Sn incorporation in the Ge channel,
hole mobility in depletion-mode pMOSFETs is extracted
using the split CV technique on long-channel devices. Hole
accumulation characteristics, as shown in Fig. 3, are used
to evaluate the gate-to-channel capacitance for the split C–V
method. We compare the mobility of the transistors with
different Sn concentrations (Fig. 7). The pure Ge sample
suggests higher hole mobility in respect to a p-type Si drift
mobility of 65 cm2V−1 s−1 (Na = 4 × 1018 cm−3). For in-
creasing Sn concentration, we observe a hole mobility
enhancement. Compared with a pure Ge channel (0% Sn),
GeSn MOSFETs with 4.2 and 6.7% Sn indicate hole mobility
Fig. 5. (Color online) Id–Vg and Gm–Vg characteristics of ultrathin GeSn
pMOSFETs for a gate length Lg = 100 µm, measured at a drain voltage of
−50mV.
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Fig. 6. (Color online) Id–Vd characteristics for ultrathin Ge and GeSn
pMOSFETs with Sn concentration of 0, 4.2, and 6.7%.
Fig. 7. (Color online) Extracted hole mobility for ultrathin Ge and GeSn
pMOSFETs measured by the split C–V method. Si hole drift mobility is
shown as a reference.
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enhancements approximately up to +25 and +90%, respec-
tively, attributed to increasing substitutional Sn incorporation
in the Ge matrix. We have therefore validated that the quality
of ultrathin GeSn layers fabricated by the SPE method is
sufficiently high to provide high-mobility GeSn MOSFET
performance. Further improvements in depletion-mode GeSn
pMOSFETs can be obtained by lowering the p-type doping
(Ga) concentration, reducing the amount of crystal defects,
and implementing Schottky S=D contacts.
4. Conclusions
We have fabricated ultrathin and smooth single-crystalline
GeSn(111) layers on Si by solid phase epitaxy of amorphous
GeSn layers with a Ge cap, and demonstrated depletion-mode
pMOSFET operation using TaN=Al2O3 metal-gate=high-k
gate stacks, and Ni-based metal S=D contacts. We observed
clear hole accumulation behavior in GeSn layers utilizing the
decent valence band offsets with the Si substrate, resulting in
a high on=off ratio of more than 1000. Mobility enhancement
for increasing Sn concentration is proven for these GeSn SPE
layers. As a result, ultrathin GeSn-on-Si depletion-mode
pMOSFET devices are very promising as device structures
because of their superior mobility enhancement.
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